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Abstract 
 
Owing to its semiconductor properties, such as the electron mobility and the 
peak velocity, the narrow bandgap high electron mobility transistor (HEMT) 
provides superior high-frequency and low-noise performance at a low DC 
power consumption. Successful fabrication of HEMTs requires careful 
optimization, due to the complex correlation between device design parameters 
and the DC, RF and noise performance. Even though the optimization is 
guided by fundamental equations, experimental verification is necessary. 
 This thesis deals with fabrication, small-signal modeling and optimization 
of narrow bandgap HEMT technologies based on either InGaAs/InAlAs or 
InAs/AlSb heterostructures grown on InP substrate. Integration of the 
InGaAs/InAlAs HEMT with passive components in a microstrip monolithic 
microwave integrated circuit (MMIC) process has been demonstrated. 
 The epitaxial layer design of 130 nm gate-length InGaAs/InAlAs HEMTs 
has been studied with respect to high-frequency and low-noise performance. 
The device DC, RF and noise performance was improved with increased  
In content in the channel. An optimum in δ-doping concentration and the 
Schottky layer thickness was found with respect to RF and noise performance. 
A too high δ or a too thin Schottky layer thickness degraded device 
performance significantly. 
 The electrical properties of InAs/AlSb HEMTs as a function of gate length 
Lg have been studied. When Lg was reduced from 335 nm to 225 nm, the 
extrinsic fT exhibited a 1/Lg dependence. In order to account for the relatively 
high gate-leakage current IG in the InAs/AlSb HEMT, the conventional field-
effect transistor (FET) small-signal model (SSM) was extended. This resulted 
in an increased modeling accuracy. Moreover, the gate-recess technology of 
the InAs/AlSb HEMT was carefully investigated, showing either oxidized or 
non-oxidized gate recess depending on recess depth. By employing an 
insulated-gate instead of a standard Schottky-gate contact, IG was reduced by 
two orders of magnitude, and extrinsic fT and fmax improved by 60% and 50%, 
respectively. 
 To demonstrate the feasibility of the HEMT in an MMIC technology, two 
single-stage amplifiers based on InGaAs/InAlAs HEMTs were designed and 
fabricated. A broadband feedback amplifier operating at 0-42 GHz with an 
average noise figure of 3 dB and a W-band amplifier with a gain above 8 dB at 
75-94 GHz were demonstrated. 
 
Keywords: InGaAs/InAlAs, InAs/AlSb, heterostructure, high electron 
mobility transistor (HEMT), semiconductor device fabrication, optimization, 
noise, power consumption, small-signal modeling, MMIC. 
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CHAPTER 1 
 
 
Introduction 
 
The first high electron mobility transistor (HEMT) was demonstrated in May 
1980 by Mimura et al. [1]. Since then, the narrow bandgap HEMT has been 
established as an excellent microwave/mm-wave component, in particular with 
respect to maximum frequency of oscillation fmax and noise figure NF. This 
development of the HEMT has mainly been driven by applications in defense, 
space and communication. 
 The first generation HEMTs were based on GaAs/AlGaAs and 
InGaAs/AlGaAs heterostructures. While the second generation HEMTs are 
based on InGaAs/InAlAs heterostructures, the next generation may be based 
on InAs/AlSb and InSb/AlInSb heterostructures. Each generation provides 
higher channel mobility µ and peak velocity vpeak, as well as lower DC power 
consumption. These properties are essential for the design of a low-noise 
transistor. Narrow bandgap HEMTs provide superior fmax and NF performance 
of any three terminal device available today [2-6]. In particular, the InP-based 
InGaAs/InAlAs HEMT, with state-of-the-art fmax above 1 THz [2] and NF of 
1.2-1.3 dB at 94 GHz [5, 6], are suitable for microwave and mm-wave low-
noise and low-power applications. In parallel, the less expensive GaAs-based 
InGaAs/InAlAs metamorphic HEMT (MHEMT) technology has improved 
considerably, and is approaching similar device performance as the InP-based 
InGaAs/InAlAs HEMT [7, 8]. In demanding niche applications the InP-based 
InGaAs/InAlAs HEMT technology has become indispensable due to its 
superior noise performance. One example is ultra-low-noise cryogenic IF 
amplifiers for radio-astronomy receivers, where requirements on NF, gain and 
DC power consumption are of utmost importance. 
 Depending on the targeted application, the design and fabrication of the 
HEMT requires dissimilar approaches. A HEMT aimed for high output power 
has to be designed differently than a low-noise HEMT. To achieve an ultra-
low noise HEMT, successful scaling of the HEMT is essential, since the noise 
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performance of a HEMT is closely connected to its RF performance. In 
contrast to the development of CMOS, the development of the HEMT has not 
been straightforward. Details on the epitaxial structure, the fabrication and the 
modeling are vital, nevertheless often omitted in reported publications. 
Optimizing the HEMT for current gain cut-off frequency fT, fmax, low DC 
power consumption and minimum noise figure NFmin requires complex trade-
offs in the HEMT design. Similar to other field-effect transistor (FET) 
technologies, the narrow bandgap HEMTs are improved by scaling of the gate 
length Lg. When aiming at high-frequency operation, both lateral and vertical 
optimization in the device architecture is simultaneously required. This will 
eventually lead to an elevated gate-leakage current IG and consequently 
degraded noise performance. The device transport properties, µ and vpeak, are 
other essential parameters to improve. This can be achieved through changes 
in the HEMT channel material. HEMTs based on pure InAs channel instead of 
the traditional InGaAs channel are such alternative. Both InAs/InAlAs HEMTs 
and InAs/AlSb HEMTs have shown promising results with respect to fT, fmax 
and DC power consumption [9, 10]. Especially interesting is the new 
generation Sb-based HEMTs, such as the InAs/AlSb HEMT. Together with 
high µ and vpeak, this technology provides superior electron confinement, 
owing to its staggered type-II energy band alignment. This Sb-based HEMT 
technology introduces new challenges with respect to scaling, device design, 
fabrication, and modeling. 
 This thesis focuses on the InGaAs/InAlAs HEMT and the InAs/AlSb 
HEMT for low-noise and low-power applications. The aim is to provide a 
comprehensive picture on the optimization of the two narrow bandgap HEMT 
technologies with respect to high-frequency, low-noise and ultra-low DC 
power consumption. The thesis is comprised of nine chapters which are 
organized as follows: In Chapter 2, a background to the HEMT is provided, 
including its limitations with respect to frequency and noise performance, and 
its major applications. The results of the thesis are presented in Chapter 3-8. 
Chapter 3 is devoted to the narrow bandgap HEMT technology developed in 
this work, including detailed description of the HEMT epitaxial structures, and 
a comparison of the two narrow bandgap technologies with respect to 
fabrication and characterization. In Chapter 4, the small-signal modeling of the 
two investigated HEMT technologies is discussed. Lateral and vertical device 
optimization is considered in Chapter 5-6, focusing on the influence of Lg on 
the InAs/AlSb HEMT performance, and the influence of source-to-drain 
distance, In content in the channel, δ-doping concentration and Schottky layer 
thickness on the InGaAs/InAlAs HEMT performance. The importance of a 
controlled gate-recess technology, especially for InAs/AlSb HEMTs is treated 
in Chapter 7. In Chapter 8, two types of monolithic microwave integrated 
circuit (MMIC) demonstrators are presented. In Chapter 9, conclusions are 
given together with possible future research directions. 
  3
 
 
 
 
 
 
 
 
CHAPTER 2 
 
 
Background 
 
This chapter provides a brief background to the narrow bandgap HEMT. The 
basic HEMT principles are described. More detailed explanations are found in 
the literature [11-14]. The fundamental performance limitations with respect to 
high-frequency and low-noise operation are presented. Further details are 
found in [15-18]. 
 
2.1 Basic Principles 
 
A HEMT is based on heterostructures. A heterostructure is formed when two 
semiconductor materials with different bandgaps and similar lattice constants  
 
 
 
 
Figure 2.1 Schematics of (a) the HEMT structure and (b) the different 
heterostructure energy band alignments: straddled (type-I), staggered and 
broken gap (type-II). 
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are united. The interface between these two layers is called heterojunction.
 A schematic of the HEMT is shown in Figure 2.1(a). The HEMT is based 
on one narrow bandgap channel material sandwiched between two larger 
bandgap materials. A quantum well (QW) is then formed. Depending on the 
semiconductor materials, different energy band alignment will occur. The most 
common one is straddled alignment (type-I), but also staggered alignment and 
broken-gap alignment exists (type-II), see Figure 2.1(b). The latter type 
implies either large conduction band- or valence band offset.  
 The HEMT (Figure 2.1(a)) is a three terminal controlled device. A drain and 
a source contact control the electric field ε , through the drain-to-source 
voltage VDS. The drain-to-source current IDS of a HEMT is hence governed by 
a drift current. By applying a voltage on a Schottky-gate contact, the sheet 
carrier concentration ns is controlled. Furthermore, ns depends on several 
epitaxial design parameters such as the spacer thickness, the doping 
concentration, the gate-to-channel distance and the conduction band offset. 
 To create an n-type HEMT, the large bandgap material is doped with donor 
atoms. Due to the lower conduction band energy of the QW (channel), 
electrons originating from the donors will transfer into the channel. This will 
create a two-dimensional electron gas (2DEG). Since the electrons are 
separated from there donor atoms, the ionized impurity scattering mechanism 
will decrease significantly compared to a bulk doped semiconductor transistor, 
e.g. a metal-semiconductor FET (MESFET). This is especially essential at 
cryogenic temperatures where ionized impurity scattering is the dominating 
scattering mechanism [19]. As a consequence, µ and vpeak will be exceptionally 
high in HEMTs (see Table 2.1). 
 
2.2 Material Properties 
 
An overview of the different III-V semiconductor compounds (omitting the 
nitrides) is shown in Figure 2.2 [11, 12, 14, 20]. The first generation HEMTs 
[1] were based on semiconductor materials with lattice constants around  
5.65 Å with GaAs or InGaAs channel on GaAs substrate. By adding In to 
GaAs (InxGa1-xAs), the energy gap and the electron effective mass me* are 
reduced. A direct consequence of the reduction in me* is an increased low-field 
electron mobility µe. Simultaneously, the separation between the Γ- and L-
valleys in the conduction band increases [21], which is beneficial for vpeak. The 
increased In content in the channel, here defined as [In], will however induce 
strain due to lattice mismatch. This will eventually cause the material to relax, 
and severely degrade the channel transport properties. For the first generation 
HEMTs, the [In] was therefore only up to 20%. 
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Figure 2.2 Energy gap versus lattice constant at room temperature for the III-
V semiconductors with various alloys (excluding the nitrides) [11, 12, 14, 20]. 
The dashed lines correspond to an indirect bandgap and the solid lines to a 
direct bandgap. Si and Ge are included as references. 
 
 The second generation HEMTs are based on InxGa1-xAs channel, lattice- 
matched (x = 0.53) or pseudomorphic (x > 0.53) on InP substrate. As a result, 
higher [In] can be used compared to the first generation without material 
relaxation. Consequently, both higher µe and vpeak are achieved. In addition, 
vpeak is reached at lower electric fields providing lower DC power consumption. 
Similarly to the GaAs-based HEMTs, by increasing the [In] above 53%, µe and 
vpeak will improve until the channel finally relaxes. For the third generation 
HEMTs, based on 6.1 Å III-V compounds, both pure InAs and InSb channels 
are used. However, semi-insulating substrates do not exist. These HEMTs are 
therefore grown with a metamorphic buffer layer on either InP or GaAs 
substrate. 
 In Table 2.1, the crucial parameters for HEMTs with channels based on 
InxGa1-xAs are presented. The material data is for the channel material only, e.g. 
the µe in the HEMT will be lower than the presented values. In the literature, 
the values in Table 2.1 vary slightly. Nevertheless, the different trends are 
clear. The decrease in energy gap Eg,channel and the increase in Γ- and L-valley 
separation ΔEΓ-L, µe, me* and vpeak with increased [In] is evident. It should be 
noted that the heterojunction conduction band offset ΔEc is significantly 
increased when AlSb is used as barrier material (Schottky layer material) due 
to a staggered type-II energy band alignment. 
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Table 2.1 InxGa1-xAs HEMT properties at room temperature [14, 20-22] 
 GaAs HEMT 
In0.53Ga0.47As 
HEMT 
In0.8Ga0.2As 
HEMT 
InAs 
HEMT 
Barrier material Al0.3Ga0.7As In0.52Al0.48As In0.4Al0.6As AlSb 
Eg, channel [eV] 1.42 0.75 0.50 0.36 
ΔEc [eV] 0.22 0.52 0.85 1.35 
ΔEΓ-L [eV] 0.29 0.44 0.60 0.73 
µe [cm2/V·s] 8500 14000 20000 33000 
me*/m0 0.064 0.041 0.027 0.022 
vpeak [cm/s] 2.1×107 2.7×107 3.0×107 3.8×107 
 
2.3 High-Frequency Limitations 
 
The transit-time of a HEMT, decisive for the frequency performance, is 
improved with increased vpeak. High [In] in the channel should therefore 
provide superior device performance at a given Lg due to the elevated vpeak (see 
Table 2.1). However, increased scattering due to strain-induced defects may 
degrade the performance. Furthermore, the modulation efficiency, i.e. the 
ability to modulate IDS without modulating immobile and low-velocity charge, 
needs to be considered as well [15]. When an extrinsic perspective is taken 
into account, parasitic (access) resistances and capacitances have to be 
considered. This will result in a total transit time tT expressed by Nguyen et al. 
[23] as: 
 
,
2
1
T
drain
mi
gs
mi
fringe
m
pad
drainifringepadT f
t
g
C
g
C
Wg
C
ttttt π=+++=+++= (2.1)
 
where Cpad is the device pad capacitance, Cfringe the gate fringing capacitance, 
Cgs the gate-to-source capacitance, gm and gmi the transconductance and 
intrinsic transconductance, respectively, and W the gate width. tdrain introduces 
a delay time corresponding to the extension of the depletion region on the 
drain side of the gate.  
 The most straightforward method to increase fT is through scaling by 
shrinking device geometries through a reduction of Lg, hence reducing Cgs, and 
by changing semiconductor material e.g. increased [In] (increased µe, vpeak). 
However, when Lg is reduced, second order effects, such as output 
conductance gds and source- and drain resistance Rs and Rd becomes significant. 
In addition, to maintain control of the carriers in the channel with reduced Lg, 
the gate-to-channel distance should be reduced correspondingly. An expression 
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for fT, including the effects from access resistances and output conductance 
was reported by Tasker et al. [24]: 
 
[ ] ,)()(1)(
)2/(
dsmigddsdsgdgs
mi
T RRgCgRRCC
gf ++⋅+++=
π
(2.2)
 
where Cgd is the gate-to-drain capacitance. As long as the parasitic resistances 
are kept low, fT is only governed by gmi, Cgs and Cgd. 
 A crucial figure-of-merit for analog devices is fmax, which is the limiting 
frequency for a device to accomplish amplification. As reported by Das [25], 
fmax is closely related to fT: 
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(2.3)
 
 The increased complexity of fmax compared to fT is obvious. Consequently, it 
is not as straightforward to maximize fmax for a HEMT. In addition to 
maximizing fT through high gmi and low Cgs and Cgd, low gds and low gate 
resistance Rg are crucial. This will transform into a high voltage gain (~gmi/gds). 
When Lg is reduced, several trade-offs are introduced, such as reduced Lg 
versus an increased Rg and increased Cgd/Cgs ratio [26]. 
 Today’s superior HEMT technology with respect to RF and noise 
performance is based on InGaAs/InAlAs HEMTs. The state-of-the-art intrinsic 
fT (pad capacitances de-embedded) is 562 GHz (fmax = 330 GHz) reported by 
Yamashita et al. [3] with an Lg of 25 nm. An intrinsic fmax of 1.1 THz (fT =  
385 GHz) was recently reported by Lai et al. [2] with Lg = 35 nm. This is the 
highest fmax reported for any three terminal device. One method to compare fT 
results of HEMTs with different Lg is to use the fT×Lg product as a figure-of-
merit [27, 28]. The fT×Lg products for the above mentioned results were  
14 GHz·µm and 13.5 GHz·µm, respectively. However, at Lg = 100 nm, an 
fT×Lg product of 38 GHz·µm (fT = 380 GHz) is typical for InGaAs/InAlAs 
HEMTs [4]. The large degradation in fT×Lg product with reduced Lg, illustrates 
the scaling difficulties for ultra-short gate-length HEMTs. 
 The InAs/AlSb HEMT provides improved HEMT material properties (vpeak, 
µe, ΔEc) compared to InGaAs/InAlAs HEMTs. In addition to the expected 
increased RF performance, one major benefit of the InAs/AlSb HEMT is the 
significantly reduced DC power consumption while maintaining a high fT. The 
highest reported intrinsic fT and fmax for InAs/AlSb HEMTs are 270 GHz and 
280 GHz, respectively, with an Lg of 100 nm [29-31]. These values are lower 
than for 100 nm gate-length InGaAs/InAlAs HEMTs, mainly due to a 
relatively high IG and gds which limits the device RF and noise performance. A 
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complete compilation of state-of-the-art fT is shown in Paper C. To improve 
the RF performance of narrow bandgap HEMTs additionally, proper scaling 
and further technology assessment are necessary. 
 
2.4 Noise Limitations 
 
The physical origin of noise in HEMTs is related to random electric charge 
fluctuations such as irregular variations in current, voltage, resistance, etc [16, 
18]. Thermal (Johnson) noise [32, 33] is generated in the source and drain 
contacts. Shot noise is generated when electrons cross the Schottky barrier 
from the gate to the channel, causing a gate-leakage current. Noise generated 
in the channel is caused by real-space transfer, intervalley scattering and 
impact ionization etc [16]. 
 The HEMT figure-of-merit for noise is the noise figure NF or equivalent 
noise temperature Te. NF is defined as the degradation in the signal-to-noise 
ratio as a signal passes through the device, with the source temperature T0 = 
290 K: 
 
( ) ,11/
/
/
/
0T
T
GN
N
GNNGS
NS
NS
NSNF e
ain
a
ainaain
inin
outout
inin +=+=+== (2.4)
 
where Sin/Nin and Sout/Nout are the signal-to-noise power ratios at the input and 
output of the device, respectively. Nin = kT0B, where k is Boltzmann’s constant 
and B is the bandwidth. Na is the noise generated in the device, Ga is the 
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Figure 2.3 Signal-to-noise degradation as a function of the device noise figure 
NF (and equivalent noise temperature Te) with different source temperatures. 
Ts = 290 K corresponds to the definition of NF. 
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associated gain and Na = kTeGaB. If the source temperature is lower than T0, the 
signal-to-noise degradation will be larger than the NF of the device, as shown 
in Figure 2.3. This clearly illustrates the importance of a low NF in 
applications where the noise source (e.g. antenna noise temperature) is lower 
than T0. 
 Noise models are helpful for predicting device noise performance as well as 
for MMIC LNA design. Noise modeling of HEMTs with respect to small-
signal parameters has been widely discussed in the literature [34-36]. A 
relatively simple empirical expression for NFmin was suggested by Fukui [34]: 
 
,1021 3min
−×++=
mi
gs
gsf g
RR
CKfNF π (2.5)
 
where Kf is a fitting factor and f is the frequency. It is clear from Eq. (2.5) that 
Rg, Rs and Cgs should be minimized and gmi should be maximized to achieve as 
low NFmin as possible. 
 To describe the noise performance of a transistor completely, NF is not 
sufficient. One common set of noise parameters to describe noise of a device 
are minimum noise temperature Tmin (= (NFmin-1)×T0), noise resistance Rn, and 
optimal source impedance Zopt = Ropt+jXopt. Pospieszalski derived expressions 
of these parameters [35], with an approximated Tmin according to: 
 
,
2
2min gidds
mi
gs TRTg
g
C
fT
π=  (2.6)
 
where Tg and Td correspond to the equivalent noise temperatures of the 
Schottky series resistance Ri and Rds (= 1/gds), respectively. Eq. (2.6) can be 
further simplified through empirical parameter relations [37] by minimizing: 
 
.),(
m
DS
GSDS g
I
VVf ≅  (2.7)
 
Thus, to achieve low microwave/mm-wave noise, a high gm at a low IDS should 
be obtained. 
 The InGaAs/InAlAs HEMT technology provides the lowest microwave/ 
mm-wave NF of any transistor, with NFmin as low as 1.3 dB and associated 
gain of 8 dB at 94 GHz [5]. For InAs/AlSb HEMT, only a few reports on 
device noise have been reported [38-40] with NFmin below 1 dB up to 25 GHz. 
Similar to the high-frequency limitations of the InAs/AlSb HEMT technology, 
the limiting factor for noise is the high IG. The benefit of using InAs/AlSb 
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HEMTs compared to the InGaAs/InAlAs HEMT is that minimum NF is 
obtained at or below a VDS of only 0.2 V. For the InGaAs/InAlAs HEMT, the 
corresponding value is 0.6-0.7 V. The InAs/AlSb HEMT technology is hence 
promising for low-noise applications where ultra-low DC power consumption 
is required. 
 
2.5 Applications 
 
The possibility to use devices at increasingly higher frequencies permits 
receivers with shorter integration time and smaller antenna size. Recent circuit 
records provide amplifiers above 300 GHz [41], with impressive 15 dB gain at 
340 GHz [2]. The superior fT, fmax and NFmin at microwave, mm- and sub-mm-
wave frequencies of InGaAs/InAlAs HEMTs makes the technology attractive 
for applications such as radio-astronomy receivers, passive imaging and 
satellite-to-satellite or ground-to-satellite communication systems. These 
applications are mainly driven by performance rather than cost.  
 In radio astronomy, ultra-low signal levels are detected. The required 
integration time to reach a certain signal-to-noise ratio is proportional to the 
square of the receiver noise [42] and is significantly reduced with a small 
decrease in NF. This requires extremely low NF of the low-noise amplifier 
(LNA) in the receiver. The LNA is either positioned directly after the antenna, 
or as an IF amplifier subsequent to a mixer. The total receiver noise is 
essentially governed by the NF of the first-stage transistor of the LNA. An 
InGaAs/InAlAs HEMT is the preferred choice. In Figure 2.4, an image of an  
 
 
 
Figure 2.4 Atacama large millimeter/submillimeter array, located 5000 m 
above sea level on the Chajnantor site, Atacama, Chile. Courtesy: European 
organization for astronomical research in the southern hemisphere (ESO), 
produced for ALMA. 
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array-based radio-astronomy receiver is shown, the Atacama large 
millimeter/submillimeter array (ALMA) (30-950 GHz). In ALMA, 
InGaAs/InAlAs HEMTs are used in the IF amplifier. 
 An important factor when selecting frequency band for a specific 
application is the atmospheric attenuation. Atmospheric attenuation minimum 
(atmospheric window) occurs at several microwave and mm-wave frequencies, 
for instance at 94, 140, and 220 GHz. These frequency bands are therefore 
suitable for passive imaging applications. A passive mm-wave image sensor 
detects mm-wave electromagnetic radiation from a specific object and 
visualizes it. This enables the detection of an object normally not possible to 
detect by visual light. One application is camera looking through fog [43], 
guiding airplanes when landing in difficult weather conditions. Another 
important application is camera for security precautions, where concealed 
weapons can be detected through e.g. clothes [44, 45]. Other interesting 
frequencies are 183 GHz and 184 GHz where water (H2O) and ozone (O3) 
absorption lines are present, respectively. At these frequencies, radiometers 
provide data for weather monitoring and global warming models [46]. 
Regarding low DC power consumption applications, the InAs/AlSb HEMT 
technology is of particular interest due to its excellent RF performance at low 
supply voltages of 0.1-0.2 V. For example, in phased-array radar systems such 
as space based radar where the numbers of sensing circuit elements can be in 
the range of 105-106 [47], it is of great interest to reduce the DC power 
consumption of each LNA due to power constrains, size and cost. 
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CHAPTER 3 
 
 
Narrow Bandgap HEMT Technology 
 
Two different narrow bandgap technologies have been investigated: the type-I 
InGaAs/InAlAs HEMT and the type-II InAs/AlSb HEMT. Both structures 
were grown by molecular beam epitaxy (MBE). A high yield InGaAs/InAlAs 
HEMT fabrication process has been developed. A modification of the process 
made fabrication of InAs/AlSb HEMTs possible. The two technologies have 
been compared with respect to epitaxial structure, fabrication and final device 
performance. 
 
3.1 Epitaxial Structures 
 
In Figure 3.1, technology computer aided design (TCAD) simulated energy-
band diagrams at thermal equilibrium, of the two different technologies are  
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Figure 3.1 TCAD simulated energy-band diagrams at thermal equilibrium and 
300 K for (a) an InGaAs/InAlAs HEMT (LM = lattice-matched to InP) and (b) 
an InAs/AlSb HEMT. 
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depicted (for the top epitaxial layers). The type-I and type-II energy band 
alignments are seen in Figure 3.1(a) and (b), respectively. 
 There are two essential differences between the epitaxial structures of the 
two studied HEMT technologies. First, the InGaAs/InAlAs HEMT has a type-I 
energy band alignment whereas the InAs/AlSb HEMT has a type-II energy 
band alignment. Second, the InGaAs/InAlAs HEMT was grown with a buffer 
layer lattice matched to an InP substrate, whereas the InAs/AlSb HEMT was 
grown with a metamorphic buffer on an InP substrate.  
 Two features desirable for high RF performance are large conduction band 
offset ΔEc and high In content in the channel [In]. For the InGaAs/InAlAs 
HEMT, high Al content (60%) in the InAlAs Schottky layer was used to 
maximize ΔEc. To maximize [In], a composite channel was utilized. This 
approach promotes high [In] while avoiding material relaxation. The 
composite channel included a short period of InAs/In0.53Ga0.47As superlattice, 
sandwiched between two lattice matched (In = 53%) InGaAs layers. Note that 
the superlattice in Figure 3.1(a) is represented by a single 3.8 nm In0.8Ga0.2As 
layer. For the InAs/AlSb HEMT, both the ΔEc and the [In] are higher 
compared to the InGaAs/InAlAs HEMT. The InAs/AlSb material combination 
provides superior ΔEc to any III-V semiconductor compound, due to the 
staggered type-II alignment with a ΔEc = 1.35 eV. However, the type-II 
alignment makes it impossible to confine holes in the InAs channel. 
 A detailed overview of the InGaAs/InAlAs HEMT epitaxial structure 
(grown at Chalmers, Sweden) is provided in Table 3.1. The different nominal 
values with respect to Schottky layer thickness, δ-doping concentration, 
superlattice thickness and total channel thickness correspond to the epitaxial 
optimization explained in detail in Chapter 6. 
 
 
Table 3.1 InGaAs/InAlAs HEMT epitaxial structure 
Layer Material Thickness 
Cap layer In0.53Ga0.47As 10 nm 
Schottky layer In0.4Al0.6As 9-13 nm 
δ-doping Si 3-7×1012 cm-2 
Spacer In0.4Al0.6As 3 nm 
Channel In0.53Ga0.47As 2 nm 
Channel (superlattice) InAs/In0.53Ga0.47As 3.8-9.5 nm 
Channel In0.53Ga0.47As 8.5-24.2 nm 
Buffer layer In0.52Al0.48As 500 nm 
Substrate S.I. InP  
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 The epitaxial structure of the InAs/AlSb HEMT (grown at IEMN, France) is 
summarized in Table 3.2. Three features had to be added to the InAs/AlSb 
HEMT epitaxial structure in comparison to the InGaAs/InAlAs HEMT. This 
was due to the fact that the AlSb suffers from strong oxidation when exposed 
to air [48], the difficulties to obtain n-type AlSb by using Si as a dopant, and 
the type-II staggered alignment. First, by growing an AlGaSb buffer layer on 
top of the AlSb buffer layer, a chemically stable shallow mesa floor can be 
achieved [49]. This layer is less reactive in air than the underlying AlSb and 
will prevent strong oxidation. Second, as Si would provide holes and not 
electrons if placed directly in the AlSb Schottky layer [49], a Si-doped InAs 
QW was placed in the Schottky layer to obtain an n-type device. The 
alignment of the InAs QW in the HEMT structure is illustrated in Figure 3.1(b). 
Te-doped AlSb Schottky layer is another common method used to obtain n-
type InAs/AlSb HEMTs [50]. Finally, an In0.5Al0.5As protection layer was 
placed between the AlSb Schottky layer and the InAs cap layer, see Figure 
3.1(b). This protection layer should protect the AlSb Schottky layer from 
oxidizing during the gate-recess etch. Since no natural energy barrier for holes 
exists (type-II), this layer should also act as a hole blocking barrier to prevent a 
hole leakage current flowing from the channel to the gate. 
 
 
 
Table 3.2 InAs/AlSb HEMT epitaxial structure 
Layer Material Thickness 
Cap layer InAs 5 nm 
Protection layer In0.5Al0.5As 4 nm 
Schottky layer AlSb 10 nm 
Doping layer InAs 2 monolayers 
δ-doping Si 4.5×1012 cm-2 
Doping layer InAs 2 monolayers 
Spacer AlSb 5 nm 
Channel InAs 15 nm 
HEMT buffer AlSb 50 nm 
Metamorphic buffer Al0.8Ga0.2Sb 250 nm 
Metamorphic buffer AlSb 750 nm 
Smoothing layer In0.5Al0.5As 100 nm 
Substrate S.I. InP  
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3.2 Material Characterization 
 
Prior to device fabrication the quality of the epitaxial structures was verified. 
Important material properties to monitor were interface quality, [In] (in the 
case of InGaAs/InAlAs HEMT) and carrier transport properties. The material 
quality was verified with X-ray diffraction (XRD) and Hall measurements at 
room temperature. XRD verified the layer structure and Hall measurements 
provided the basic HEMT properties µe and ns. 
 In Figure 3.2, typical XRD results of the InGaAs/InAlAs HEMT and the 
InAs/AlSb HEMT are shown. The angles obtained from the XRD 
measurements were normalized to the InP substrate. Figure 3.2(a) reveals a 
slightly pseudomorphic buffer layer, good channel interface and a tensile 
strained Schottky layer. The relatively broad peak observed in Figure 3.2(b), 
corresponding to the AlSb buffer and the Schottky layer, is due to the 
metamorphic buffer. 
 When designing the HEMT epitaxial structure high µe and high ns are 
highly desirable. However, a trade-off exists between µe and ns. The Hall 
measurements in this thesis were performed without removing the cap layer. 
The measured µe and ns is therefore a combination from both the channel and 
the cap layer. Generally, the InGaAs/InAlAs HEMTs had a µe slightly higher 
than 10,000 cm2/V·s and an ns around 4.0×1012 cm-2. For the InAs/AlSb HEMT 
the corresponding numbers were 21,600 cm2/V·s and 2.1×1012 cm-2, 
respectively. These values compare well with reported numbers for similar 
narrow bandgap HEMT structures [14, 50]. 
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Figure 3.2 X-ray diffraction measurement on the (004) plane of (a) an 
InGaAs/InAlAs HEMT and (b) an InAs/AlSb HEMT. Both measured results 
were normalized to the InP substrate. 
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3.3 Device Fabrication 
 
The fabrication process was similar for both InGaAs/InAlAs and InAs/AlSb 
HEMTs. Both optical- and electron-beam lithography (EBL) techniques were 
combined. The fabrication sequence included mesa isolation, ohmic contact 
formation, gate definition by EBL, gate-recess etch, Ti/Pt/Au gate metal 
deposition, Ti/Au contact pad sputtering or evaporation, reactively sputtered 
Si3N4 passivation and finally 3 µm thick Au plating. All metal depositions 
were finalized with a lift-off process. For the MMIC process, five additional 
steps were required: TaN thin-film resistors (TFRs) [51], a second metal layer, 
lapping, via-hole etching and backside Au plating. The complete fabrication-
process sequence is illustrated in Figure 3.3. Details about the MMIC process 
are described in Paper G. 
 
Epi-layer
InP wafer
Mesa
Ohmic
TFR
Gate
First metal
Passivation/
Dielectric
Second metal
Top metal
Lapping/Via
Backside metal
TFR HEMT CAP
 
 
Figure 3.3 MMIC process sequence for the investigated narrow bandgap 
technologies, including a HEMT, a thin-film resistor (TFR) and a capacitor 
(CAP). 
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Figure 3.4 Optical microscope pictures of an InAs/AlSb HEMT (a) with and (b) 
without AlSb oxidation, caused by different mesa-etch depths. 
 
 A few but important modifications were required when fabricating 
InAs/AlSb HEMT in comparison to InGaAs/InAlAs HEMT. This was related 
to the severe oxidation of AlSb when exposed to air. First, the mesa isolation 
for the InAs/AlSb HEMTs had to be performed by utilizing a dry-etching 
technique, instead of the conventional wet etching. For this purpose, a Cl2-
based dry etch using inductively coupled plasma/reactive ion etch (ICP/RIE) 
was developed [52]. With this method, an unacceptably large lateral under-
etching was avoided. To avoid AlSb oxidation, the dry etch had to stop in the 
more chemically stable Al0.8Ga0.2Sb layer. An example of the InAs/AlSb 
HEMT with and without AlSb oxidation is shown in Figure 3.4. As observed 
in Figure 3.4(b), the contact pads were completely destroyed after a too deep 
mesa etch. This was due to oxidation of the AlSb under the contact pads, 
causing the pads to be lifted off. The second modification concerned the ohmic 
contacts. For the InGaAs/InAlAs HEMT, a Ni/Ge/Au metal stack was used 
whereas a Pd/Pt/Au metal stack was used for the InAs/AlSb HEMTs. This 
provides lower contact resistance as well as less in-diffusion of Au [53] for the 
InAs/AlSb HEMTs. Furthermore, the annealing temperature was lowered from 
320°C to 275°C for the InAs/AlSb HEMT compared to the InGaAs/InAlAs 
HEMT. Generally, for both the InGaAs/InAlAs and the InAs/AlSb HEMT, the 
obtained contact resistance was < 0.2 Ω·mm and the sheet resistance was 140-
160 Ω/sq. These values were obtained through the transmission line method 
(TLM). 
 The gate fabrication step, including EBL, gate-recess etch, gate-metal 
deposition and lift-off, was the most critical fabrication step. It both influenced 
the final device DC, RF and noise performance, but was also a considerable 
source of yield degradation. Both a bi-layer and a tri-layer resist stack were 
used for the gate definition. Either a bi-layer resist stack of PMMA 
(NANO950k PMMA 4% in anisole)/copolymer P(MMA-MAA) (NANO 
copolymer 10% in ethyllactate) was used, or a tri-layer resist stack with an  
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Figure 3.5 (a) FIB-SEM cross-section image of a gate and (b) SEM image of 
an InGaAs/InAlAs HEMT. 
 
additional top layer of PMMA (NANO950k PMMA 2% in anisole). The tri-
layer stack facilitates the subsequent lift-off procedure. The gate-recess width 
and depth are decisive for the final device DC, RF and noise performance. This 
is considered separately in Chapter 7. 
 The physical Lg of the fabricated HEMTs was measured by focused ion 
beam - scanning electron microscopy (FIB-SEM). A FIB-SEM cross-section 
image of a 130 nm gate is shown in Figure 3.5(a). In Figure 3.5(b), a SEM 
image of a finalized 4×50 µm InGaAs/InAlAs HEMT is shown, including Au 
plated air-bridges. 
 
3.4 Device Characterization 
 
The devices were mainly characterized by on-wafer DC and RF measurements 
at room temperature, but also in a cryogenic environment. This made it 
possible to analyze, optimize, model and finally integrate the components in an 
MMIC demonstrator.  
 
3.4.1 Uniformity and Yield Analysis 
 
To be able to select representative components for device analysis, wafer 
mapping was conducted to obtain an overview of the HEMT performance 
across the wafer. 
 On-wafer DC measurements of devices with gate widths ranging from  
30 µm up to 100 µm, were performed by using a Cascade MicroTech 
automatic probe station and an HP4156B semiconductor parameter analyzer. 
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Figure 3.6 DC wafer mapping of 300 InGaAs/InAlAs HEMTs at VDS = 1.0 V 
showing (a) the maximum IDS and (b) a statistical distribution of the 
corresponding gm, revealing a device yield above 90%. 
 
g m
 [m
S
/m
m
],
VGS [V]
I D
S 
[m
A
/m
m
]
0
−0.8 0.2
1200
 
 
Figure 3.7 IDS(VGS) and gm(VGS) at VDS = 0.3, 0.7 and 1.0 V of 75 
InGaAs/InAlAs HEMTs (from the upper right quarter of Figure 3.6(a)). 
 
DC wafer mapping of InGaAs/InAlAs HEMTs is shown in Figure 3.6. The 
criteria for a functional device were a minimum gm of 800 mS/mm, an IDS 
larger than 500 mA/mm, and a maximum pinch-off current of 1% of maximum 
IDS. The defective devices are indicated as white squares in Figure 3.6(a). The 
devices with lowest maximum IDS were found at the edge on the lower part of 
the chip, and most defective devices were found towards the top edge of the 
chip. The highest maximum IDS achieved was 700 mA/mm, whereas the 
majority of the devices exhibited maximum IDS in the range between  
600 mA/mm and 650 mA/mm. In Figure 3.6(b), a statistical distribution of the 
measured peak gm is shown (defective devices were assigned a gm-value equal 
to zero). Most devices revealed a peak gm in the range 1050 mS/mm to  
1100 mS/mm, at a drain-to-source voltage VDS of 1.0 V. A DC yield > 90% 
was obtained. 
 In Figure 3.7, an overview of the measured gm and IDS as a function of gate-
to-drain voltage VGS at VDS = 0.3, 0.7 and 1.0 V is illustrated. This shows the 
uniformity of the devices corresponding to the upper right quarter of the wafer 
map in Figure 3.6(a). All devices assigned as working exhibited excellent 
uniformity with respect to gm, IDS and threshold voltage VTH for all VDS. 
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3.4.2 DC and RF Characterization 
 
The DC characteristics give a first indication of the device frequency and noise 
performance. High gm is beneficial for the high-frequency performance, 
whereas high IG is negative for the noise performance.  
 In Figure 3.8, gm and IG as a function of VGS for InGaAs/InAlAs HEMT and 
InAs/AlSb HEMT are compared. Note the difference in maximum VDS in 
Figure 3.8(a), and the factor 1000 difference in y-scale in Figure 3.8(b). 
Maximum gm of 1500 mS/mm at VDS = 0.6 V and maximum gm of  
1200 mS/mm at VDS = 1.0 V were obtained for the InAs/AlSb and 
InGaAs/InAlAs HEMT, respectively. In the literature, gm as high as  
3000 mS/mm at VDS = 0.6 V with 60 nm gate-length InGaAs/InAlAs HEMTs, 
have been reported [54]. This was accomplished through lateral scaling, and a 
three-step recess etching for advanced vertical scaling. By using a double-gate 
HEMT on a transferred substrate, with Lg equal to 100 nm and 280 nm, 
Wichmann et al. [55] obtained a gm = 2650 mS/mm. However, this required a 
complex fabrication process and also increased the gate capacitances, which 
limited the HEMT RF performance. 
 A significant difference in device DC characteristics is observed between 
the two investigated narrow bandgap HEMT technologies in Figure 3.8. Peak 
gm(VDS) for the InGaAs/InAlAs HEMT appears at approximately the same VGS 
regardless of VDS, whereas the peak gm(VDS) for the InAs/AlSb HEMT shifts 
towards more negative VGS as VDS is increased above 0.3 V, see Figure 3.8(a). 
This behavior is explained by the presence of an increased DC output 
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Figure 3.8 DC characteristics of 225 nm gate-length InAs/AlSb HEMTs 
(dashed) at VDS: 0.1 V to 0.6 V, and 130 nm gate-length InGaAs/InAlAs 
HEMTs (solid) at VDS: 0.1 V to 1.0 V, in steps of 0.1 V. (a) gm(VGS) and (b) 
IG(VGS). Note the factor 1000 difference in the y-scale in (b). 
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Figure 3.9 I-V output characteristics with fT contours for (a) 130 nm gate-
length InGaAs/InAlAs HEMT with 1.0 µm source-to-drain distance and (b) 
225 nm gate-length InAs/AlSb HEMT with 2.3 µm source-to-drain distance. 
 
conductance GDS, caused by the severe impact ionization present in the 
InAs/AlSb HEMTs. As a result the increased gm is mainly an artificial 
improvement. A high level of impact ionization will result in a deteriorated RF 
and noise performance. Several approaches have been considered to remove or 
minimize the amount of impact-ionization generated holes, either by using a 
back gate, a sub-channel or a thin channel (< 10 nm) [56-58]. However, the 
back gate increased the gate capacitance, and the µe was reduced in the thin 
channel. Both effects are negative for the RF performance. 
 In Figure 3.8(b), IG(VGS) is compared for the two technologies. The 
characteristic “bell-shape” is observed for both technologies. This indicates the 
presence of impact ionization [59]. However, the IG values are approximately 
1000 times higher for the InAs/AlSb HEMT. This is a typical level of IG 
present in InAs/AlSb HEMTs [60]. 
 In Figure 3.9, the I-V output characteristics, including contour plots of fT, 
are shown for 130 nm gate-length InGaAs/InAlAs and 225 nm gate-length 
InAs/AlSb HEMTs with 2×50 µm gate-width (similar pad layout). The source-
to-drain distance LSD was 1.0 µm and 2.3 µm, respectively. Note that all 
extracted RF figures-of-merit in this work are extrinsic values (pad 
capacitances not de-embedded). Despite the longer Lg and LSD for the 
InAs/AlSb HEMT, both technologies exhibited an fT of approximately  
120 GHz at a low VDS of 0.2 V.  
 S-parameters were measured on-wafer up to 50 GHz with coplanar probes 
using an Anritsu 37397C vector network analyzer. fT was obtained through 
extrapolation of the current gain |h21|2 with a -20 dB/decade slope. fmax was 
obtained from either modeled maximum available gain MAG, as shown in 
Figure 3.10, or by -20 dB/decade extrapolation of the unilateral power gain 
(Mason’s gain) U. 
3.4  DEVICE CHARACTERIZATION 
 
 23
100 101 102
0
5
10
15
20
25
30
35
40
Frequency [GHz]
G
ai
n 
[d
B
]
 
 
MSG/MAG
|h21|
2
fmax= 305 GHz
fT= 195 GHz
 
 
Figure 3.10 Extraction of fT and fmax for a 130 nm gate-length InGaAs/InAlAs 
HEMT through extrapolation from measured S-parameters. 
 
 In Figure 3.11, fT and fT×Lg versus the DC power consumption are 
compared for the 130 nm gate-length InGaAs/InAlAs HEMT and the 225 nm 
gate-length InAs/AlSb HEMT. The InAs/AlSb HEMT exhibited similar DC 
power consumption for an fT up to 100 GHz, see Figure 3.11(a). A more 
appropriate comparison is the fT×Lg product, shown in Figure 3.11(b). This 
comparison clearly illustrates the advantage of using the InAs/AlSb HEMT 
technology for low DC power consumption. 
 The measured DC results can also be used as a first indication of the final 
noise performance of the HEMT. According to Eq. (2.7), NFmin should be 
achieved by minimizing the square root of IDS over gm. By using this 
expression, it should be possible to estimate the bias point where the lowest 
NF occurs. In Figure 3.12, contour plots of the square root of IDS over gm as a 
function of VDS and VGS are shown for an InGaAs/InAlAs HEMT. In the same 
figure, the bias point for measured minimum 50Ω noise figure NF50Ω is 
highlighted for the same device. Indeed, lowest NF50Ω was obtained where Eq. 
(2.7) had its minimum. This verified that minimizing Eq. (2.7) is a good 
approach to obtain low noise HEMTs. As a consequence, the HEMT with the 
lowest NF can (to first order) be selected on the basis of DC measurements. 
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Figure 3.11 Comparison of the (a) extrinsic fT and (b) extrinsic fT×Lg product 
versus DC power consumption for 130 nm gate-length InGaAs/InAlAs HEMTs 
and 225 nm gate-length InAs/AlSb HEMTs. 
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Figure 3.12 Estimation of the bias point corresponding to minimum NF. The 
bias point corresponding to the measured NF50Ω is marked with a star (*). 
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3.4.3 Cryogenic Characterization 
 
One essential feature of the HEMTs is the absence of carrier freeze-out at 
cryogenic temperatures. The electron energy levels in the channel are well 
below the donor level in the Schottky layer, and the ionization energy of the 
dopants is very low (a few meV) [61]. Therefore, sufficient ns will sustain even 
at cryogenic temperatures. IDS is thus limited by the saturation velocity vsat. 
Therefore, even though µe is increasing with a factor 3-4 and ns is 
approximately constant at cryogenic temperatures compared to room 
temperature [62], IDS was only increased at low VDS, see Figure 3.13(a). This is 
a bias corresponding to electron velocities below vsat. Figure 3.13(b) shows an 
increased peak gm of approximately 10% at 30 K compared to 300 K. This is a 
result of improved electron confinement as well as reduced access resistances. 
Another consequence of the improved carrier confinement with decreasing 
temperature was a shift in VTH towards higher VGS, see Figure 3.13(b). 
 The observed negative resistance for high VGS and VDS around 0.4 V in 
Figure 3.13(a) is often referred to as a kink effect. This effect is also seen at 
intermediate temperatures. Similar behavior has been reported by others [63, 
64], also at room temperature [65]. It has been shown that this effect can be 
reduced or even removed by using an InP etch stop layer for the gate-recess 
etch [65]. This kink effect should not be mixed with increased IDS at high VDS, 
when the device is biased close to pinch-off (sometimes referred to as a kink 
effect as well [66]). The origin of the kink effect has been suggested to be 
related to trapping effects, both due to surface charge [65] and deep-level traps 
[63, 67]. The kink-effect observed in the I-V output characteristic is thus 
related to the material and/or the fabrication process. 
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Figure 3.13 InGaAs/InAlAs HEMT (a) I-V output characteristic at VGS: -0.5 V 
to 0.3 V in steps of 0.1 V and (b) gm(VGS) and I-V transfer characteristics at 
VDS = 1.0 V, at 300 K and 30 K. 
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Figure 3.14 Extrinsic fT(VGS, VDS) at 300 K and 30 K for an InGaAs/InAlAs 
HEMT. 
 
 In Figure 3.14, a comparison of fT at 300 K and 30 K for an InGaAs/InAlAs 
HEMT is shown. Maximum fT and fmax increased by 15% when the 
temperature was reduced from 300 K to 30 K. The trend in fT as a function of 
bias is closely connected to the bias dependence of gm. This is the reason for 
the lower fT observed at 30 K for the lowest VGS. 
 A more detailed investigation, comparing cryogenic and room temperature 
performance for 0.8 µm gate-length and 0.2 µm gate-length InGaAs/InAlAs 
HEMTs with varying [In], has been performed by Lai et al. [68]. In that study, 
fT and fmax increased by 15-30% at 40 K compared to room temperature. The 
improvement with respect to high-frequency performance with reduced 
temperature was less significant for shorter Lg (0.2 µm) compared to longer Lg 
(0.8 µm). An improvement by 15% for Lg = 0.2 µm compares well with the 
results obtained for the 130 nm gate-length InGaAs/InAlAs HEMTs studied in 
this thesis. 
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CHAPTER 4 
 
 
Device Modeling 
 
In this chapter, small-signal modeling and noise modeling of narrow bandgap 
HEMTs are presented. In particular, the influence of IG on the S-parameters 
and the noise performance is discussed. 
 
4.1 Small-Signal Modeling 
 
When optimizing devices or circuits, the small-signal model (SSM) is useful to 
understand and predict the device frequency limitations and noise behavior. 
Furthermore, the SSM is the basis for both noise modeling and large-signal 
modeling. 
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Figure 4.1 Small-signal model of the narrow bandgap HEMT.
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 In Figure 4.1, a SSM applicable to both the InGaAs/InAlAs HEMT and the 
InAs/AlSb HEMT is presented. In order to model both RF and noise behavior 
accurately, the relatively high IG has to be considered in the SSM for the 
InAs/AlSb HEMTs. Therefore the SSM parameters Rgs and Rgd are required for 
this technology, in particular to improve the SSM accuracy for frequencies up 
to 10 GHz. 
 To correctly analyze the device behavior, an accurate model extraction 
technique is essential. For the extraction of the small-signal parameters in this 
thesis, a direct extraction method was used [69, 70] to obtain initial parameters 
for a subsequent optimization procedure [71]. The conventional SSM 
parameters were extracted as described in [70]. The additional parameters Rgs 
and Rgd were extracted from the Y-parameters at very low frequencies  
(10-100 MHz) after de-embedding the extrinsic parameters. More specifically, 
Rgs was extracted from the real part of Y11+Y12 and Rgd from the real part of  
–Y12 [72]. However, direct extraction of Rgd and Rgs was not sufficient since the 
accuracy of the measured S-parameters at these low frequencies is relatively 
poor. Consequently, an optimization procedure involving an error function was 
required. The normalized error function was defined as: 
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where N is the number of frequency points, k is the frequency index, and Sijmeas 
and Sijmodel are the measured and the modeled S-parameters, respectively. 
 In Figure 4.2, the modeled and the measured S-parameters of a 2×50 µm 
gate-width InAs/AlSb HEMT are depicted for two different bias points. One 
bias point where the lowest NF50Ω was measured, and one at the maximum 
geometric mean of fT and fmax, here defined as min(NF50Ω) and max(fT, fmax), 
respectively. The normalized error function ε as a function of VDS and VGS is 
shown in Figure 4.3 with the error at min(NF50Ω) and max(fT, fmax) highlighted. 
The peculiar behavior in S21 and S22 at low frequencies for max(fT, fmax) was 
due to the extensive impact ionization at VDS = 0.5 V. This will appear as an 
inductive behavior in S22 and as a reduced S21 at low frequencies [73]. This 
effect was also observed in InGaAs/InAlAs HEMTs, but not as pronounced. 
As a consequence of the increased impact ionization at high VDS, ε increases 
with VDS, see Figure 4.3. 
 Two different approaches to model the impact ionization have been 
suggested in the literature, either by adding a voltage-controlled current source 
and an RC-cell in parallel with Rds [73], or by adding an LR-series in parallel 
with Rds in the SSM [74]. However, for the InAs/AlSb HEMTs an additional 
resistive behavior in S12 is observed for high VDS at low frequencies, see Figure 
4.2. To account for this behavior, a feedback resistance in addition to an LR-
series in parallel with Rds was used (Paper F). 
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Figure 4.2 Measured (solid) and modeled (dashed) S-parameters for a  
2×50 µm gate-width InAs/AlSb HEMT biased for either low noise (black) or 
high frequency (grey) operation. 
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Figure 4.3 Normalized error of the extracted S-parameters versus bias for a 
2×50 µm gate-width InAs/AlSb HEMT. max(fT, fmax) and min(NF50Ω) are the ε 
corresponding to the bias points in Figure 4.2. 
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Figure 4.4 Measured and modeled (a) K-factor and (b) Mason’s gain for an 
InAs/AlSb HEMT. 
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Figure 4.5 (a) gmi(VGS, VDS) and (b) Rds(VGS, VDS) at 300 K and 30 K of an 
InGaAs/InAlAs HEMT. 
 
 The SSM fitted excellent to measurements at a low-noise bias (NF50Ω) 
where impact ionization was of minor concern, see Figure 4.2. The importance 
of the additional SSM parameters Rgs and Rgd for the InAs/AlSb HEMT 
becomes clear when comparing the measured and modeled stability factor K 
and Mason’s gain with or without these elements included in the SSM. This is 
illustrated in Figure 4.4. The discrepancy between the measured and modeled 
K and U is observed essentially at frequencies below 10 GHz. The observed 
deviation between measured and modeled U in Figure 4.4(b) was also present 
for the InGaAs/InAlAs HEMTs, however not to the same extent. Indeed, for 
the InAs/AlSb HEMTs, including Rgs and Rgd in the SSM provided a more 
accurate SSM, presented in Paper F. Earlier reported results have only used the 
conventional FET SSM [27, 75]. 
 As already stated, HEMTs are especially suited for cryogenic applications. 
It is therefore interesting to compare the extracted small-signal parameters at 
room temperature and at cryogenic temperature. In Figure 4.5, the intrinsic 
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transconductance gmi and Rds as a function of VDS and VGS at 300 K and 30 K 
for an InGaAs/InAlAs HEMT are displayed. A significant increase in gmi as 
well as an increased Rds are observed when reducing the temperature from  
300 K to 30 K. Both the increase and the change in shape of gmi with reduced 
temperature correspond well with the observed fT in Figure 3.14. Murti et al. 
[64] studied the temperature dependence on small-signal parameters of 
InGaAs/InAlAs HEMTs, showing similar trends with respect to gmi and Rds as 
observed in Figure 4.5. 
 
4.2 Noise Modeling 
 
The device noise performance in this thesis was modeled by utilizing the 
Pospieszalski model [35]. This model is based on the noise two-port 
representation developed by Rothe and Dahlke [76]. The Pospieszalski model 
is based on the SSM parameters, where Ri and Rds are the noise sources. The 
noise is assumed to be of thermal origin only, and the noise generated by Ri 
and Rds are represented by equivalent noise temperatures Tg and Td, 
respectively. 
 NF50Ω was measured on-wafer using an Agilent N8975A noise figure 
analyzer. For the investigated HEMTs, Tg was set to ambient temperature. Td 
was obtained through a fitting of the measured NF50Ω to the Pospieszalski 
model, using the Agilent’s Design System (ADS) software. 
 The Pospieszalski model does not take into account IG. This is however 
required for the InAs/AlSb HEMTs. Two different noise models exist which 
account for IG in HEMTs and MESFETs: Either a model with an additional 
shot noise source [77] or a model with a resistor [78] added at the input, both 
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Figure 4.6 Measured and modeled noise for 2×50 µm gate width (a) 225 nm 
gate-length InAs/AlSb HEMT and (b) 130 nm gate-length InGaAs/InAlAs 
HEMT. 
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shunting Ri and Cgs. In this thesis, an adaption to the latter method has been 
applied. In the SSM shown in Figure 4.1, Rgs and Rgd models the noise 
contribution originating from IG. The corresponding equivalent temperatures 
were set to the ambient temperature. In Figure 4.6(a), the measured and 
modeled NF50Ω and associated gain are shown as well as NFmin for a 225 nm 
gate-length InAs/AlSb HEMT. Very good agreement between measured and 
modeled NF50Ω was obtained with this modeling approach. An NFmin less than 
1 dB was achieved between 2-18 GHz at VDS = 0.2 V, meaning that both a 
relatively low NFmin and a low DC power consumption were achieved. These 
noise results are comparable to state-of-the-art for this technology [38, 39]. 
 In Figure 4.6(b), measured and modeled NF50Ω for a 130 nm gate-length 
InGaAs/InAlAs HEMT with a gate-width of 2×50 µm is shown. The NF50Ω 
measurements were performed both at 2-18 GHz and at 75-110 GHz. The 
modeled NF50Ω was only fitted to the measured NF50Ω in the low-frequency 
region (2-18 GHz) by using a moving average of the measured NF50Ω. This 
was necessary due to presence of a standing-wave pattern caused by the 50Ω 
mismatch, see Figure 4.6. The final noise model was verified by extrapolating 
the model up to W-band, which revealed an excellent agreement with the 
measured data also in this frequency interval. NFmin was subsequently 
extracted by using ADS. At 94 GHz, NFmin was approximately 3.5 dB. 
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CHAPTER 5 
 
 
Lateral Optimization 
 
In this chapter, scaling of three main lateral design parameters, Lg, LSD and gate 
width W is presented. Lg is the most fundamental lateral device parameter to 
scale for improving fT and fmax. When Lg is reduced, access resistances should 
be reduced accordingly for proper scaling, for instance by reducing LSD. 
 
5.1 Gate-Length 
 
For Lg above 2 µm, fT increases as 1/Lg2 with reduced Lg [79]. When Lg is 
further reduced, fT will only increase as 1/Lg. Finally, when Lg becomes too 
short, fT will roll-off from the 1/Lg slope. Such evolution is well-known for 
InGaAs/InAsAs HEMTs [26]. The fT dependence on Lg for InAs/AlSb HEMTs 
has previously been mentioned in [9, 27, 56]. The difficulties to improve fT 
with a 1/Lg slope were observed. 
 In Figure 5.1, the DC and RF dependence on Lg for InAs/AlSb HEMTs are 
shown, with Lg ranging from 225 nm to 335 nm. All devices had W = 2×50 µm 
and a LSD = 2.3 µm. Two different bias points are presented, one corresponding 
to the highest frequency performance and one to the lowest NF. In Figure 
5.1(a), a shift in gm towards more negative VGS is observed for the shorter Lg, in 
particular at VDS = 0.5 V. This behavior should mainly be attributed to an 
increased gds due to a higher field under the gate, but also a consequence of the 
reduced Lg over gate-to-channel distance. Furthermore, the observed constant 
peak gm with reduced Lg suggests to reduce the gate-to-channel distance and 
LSD for additional improvement in device performance. In Figure 5.1(b), it is 
observed that the slopes of fT and fmax versus Lg are similar at VDS = 0.2 V. 
However, at VDS = 0.5 V, the slope of fmax was lower than the slope of fT. This 
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Figure 5.1 Influence of Lg on (a) gm and IDS as a function of VGS and (b) fT and 
fmax for a 2×50 µm gate-width InAs/AlSb HEMT biased at VDS = 0.2 V and  
VDS = 0.5 V. 
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Figure 5.2 Small-signal parameter (a) gmi and gds (b) Cgs and Cgd dependence 
on Lg for a 2×50 µm gate-width InAs/AlSb HEMT biased at VDS = 0.6 V. 
 
lower slope is consistent with the increased gds and almost constant intrinsic 
transconductance gmi with reduced Lg shown in Figure 5.2(a). 
 In addition to a high gmi and a low gds, the Cgd over Cgs ratio should be kept 
as low as possible to achieve a high fmax with reduced Lg. In Figure 5.2(b), Cgs 
and Cgd (including the extrinsic gate-to-drain capacitance Cpgd) are depicted as 
a function of Lg. A faster decrease in Cgs compared to Cgd is observed, i.e. the 
Cgd/Cgs ratio was increased with reduced Lg. One solution to maintain a low 
Cgd/Cgs ratio with reduced Lg is to utilize an asymmetric gate recess [80], which 
will reduce gds as well. Boos et al. [27] reported that the limiting factor for 
device improvement of their 200 nm gate-length InAs/AlSb HEMTs was a 
relatively large Cgd of 0.4-0.5 pF/mm. For the 225 nm gate-length InAs/AlSb 
HEMTs studied in this thesis, Cgd was almost 50% lower, 0.2-0.3 pF/mm, see 
Figure 5.2(b). 
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 Within the investigated Lg interval, fT exhibited a 1/Lg dependence, see 
Figure 5.1(b). When Lg was reduced from 335 nm to 225 nm, fT increased with 
40% to an fT of 165 GHz. This is comparable to the best reported extrinsic fT 
for InAs/AlSb HEMTs with similar Lg [60]. At an Lg of 100 nm there is a 
significant roll-off from the 1/Lg slope (Paper C). To minimize these effects, 
vertical scaling and reduction of access resistances are necessary. Furthermore, 
when Lg is reduced, the depletion region extending towards the drain contact 
ΔL will be a more significant part of the effective Lg (= Lg+ΔL). This will also 
contribute to the 1/Lg roll-off. One method to reduce the effective Lg is by 
utilizing a two-step gate recess etch combined with an InP etch-stop layer [81]. 
Another important factor to consider when reducing Lg is to minimize Cfringe 
(see Eq. (2.1)). Cfringe can be reduced by designing the T-gate for high aspect 
ratio between the gate-foot height and Lg. According to Wada et al. [82], this 
aspect ratio should be larger than two to minimize the effects of Cfringe for a 
conventional T-gate. However, using a double-decked-shaped (DDS) gate, the 
aspect ratio can be reduced to slightly above one [82]. 
 
5.2 Source-to-Drain Distance 
 
When designing an analog HEMT for low NF, high fT and high fmax, it is 
necessary to optimize Rs and Rd. For example, according to Eq. (2.2), 
(Rs+Rd)×gds should be much lower than one to achieve high fT. Indeed, gds 
increased with reduced Lg (Figure 5.2(a)), and Rs+Rd must therefore be reduced 
accordingly. The most straightforward approach to reduce Rs and Rd is to 
reduce LSD. Other approaches have been suggested to reduce Rs and Rd, such as 
optimizing the epitaxial structure of the cap layer [4]. 
 130 nm gate-length InGaAs/InAlAs HEMTs with LSD of 2.3 µm and 1.0 µm 
have been compared. The gate contact was aligned in the center of the ohmic 
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Figure 5.3 Influence of source-to-drain distance LSD on (a) gm(VGS), IDS(VGS) at 
VDS = 1.0 V and (b) RDS(VGS) at VDS = 50 mV for InGaAs/InAlAs HEMTs. 
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contacts for the HEMT with LSD = 1.0 µm. For the HEMT with LSD = 2.3 µm, 
the gate contact was positioned with a gate-to-source distance of 0.5 µm. In 
Figure 5.3(a), gm(VGS) and IDS(VGS) are shown for LSD = 1.0 µm and 2.3 µm. 
An improvement of 25% was achieved for gm and IDS. The on-resistance Ron 
was reduced from 1.1 Ω·mm to 0.7 Ω·mm, see Figure 5.3(b). As a result, fT 
was improved by approximately 10%. 
 To further minimize access resistances required for ultra-short Lg of 50 nm, 
self-aligned ohmic contacts have been used [83, 84]. There is however a trade-
off between gate-to-drain distance and breakdown voltage. Indeed, fT increases 
by decreasing the gate-to-drain distance but the breakdown voltage will be 
reduced. For the presented InGaAs/InAlAs HEMTs with LSD = 1.0 µm, the 
breakdown voltage was 2.5 V. This value was well above the supply voltage of 
0.6-1.0 V. 
 
5.3 Gate-Width 
 
The influence from different gate widths on RF performance is interesting 
from several aspects. The choice of gate width W depends on the targeted 
frequency band. With increased frequency, a smaller W is required to facilitate 
impedance matching. A 4-8 GHz LNA utilize a W = 200 µm [62], whereas a 
340 GHz LNA utilize a W = 20 µm [2]. A smaller W is also beneficial for Rg. 
Moreover, through the influence of W on SSM parameters, information about 
the intrinsic device behavior can be obtained. 
 In Figure 5.4(a), extrinsic fT and fmax as a function of W are shown for  
130 nm gate-length InGaAs/InAlAs HEMTs. No simultaneous optimum is 
observed for fT and fmax. Since the gate pad capacitance Cpg is independent of 
W, the influence from Cpg will be more significant for small W. Extrinsic fT is 
therefore continuously increasing with W. In contrast, fmax versus W reveals a 
maximum. When W is decreased, the gate resistance Rg is simultaneously  
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Figure 5.4 Influence of the gate-width W on (a) extrinsic fT and fmax and (b) the 
corresponding intrinsic fT value extraction for InGaAs/InAlAs HEMTs. 
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reduced, allowing fmax to increase. However, the influence of Cpgd on the total 
Cgd will also increase and eventually also the Cgd/Cgs ratio. As a result, a 
maximum in fmax was observed. This optimum in fmax(W) has also been 
observed by Monte Carlo simulations [85]. One method to reduce Cpgd is 
reported in [86], where the layout of the gate and drain contacts are optimized. 
 In the literature, intrinsic fT and fmax values are frequently presented. To 
extract an intrinsic fT, the pad capacitances are often de-embedded from the 
measured S-parameters. This has to be done with great accuracy to avoid 
affecting Cgs and Cgd. Instead, by examining Eq. (2.1), it is clear that the 
intrinsic fT can be obtained through 1/fT versus 1/W plots by extrapolating fT to 
a W equal to infinity. Using this method, the intrinsic fT was estimated to be 
approximately 25% larger than the extrinsic value of a device with W =  
2×50 µm, i.e. 300 GHz instead of 250 GHz, see Figure 5.4. The intrinsic fmax 
was estimated from the intrinsic SSM to be approximately 25% larger than the 
extrinsic values. For W = 40 µm, this resulted in an intrinsic fmax = 375 GHz.  
 In Table 5.1, the most essential SSM parameters are summarized. The SSM 
parameters were extracted for W = 30, 40, 70 and 100 μm by using the method 
described in Chapter 4. The majority of the parameters scaled well with W. 
The total gate-to-drain capacitance Cgd,tot (= Cgd+Cpgd) did not scale with W. 
Cpgd was extracted by extrapolating a least-square fit of Cgd,tot(W) towards  
W = 0 µm with the HEMT biased for pinched-off conditions. This resulted in a 
Cpgd = 3 fF. By comparing this value with Cgd, it was observed that Cpgd was as 
high as 50% of Cgd,tot for small W. Reducing Cpgd is therefore essential for 
improved fmax in these HEMTs. 
 
 
Table 5.1 Small-signal model parameters for 130 nm gate-length 
InGaAs/InAlAs HEMTs as a function of gate width W 
SSM parameter W = 30 µm W = 40 µm W = 70 µm W = 100 µm 
Rs [Ω·mm] 0.22 0.23 0.22 0.21 
Cpgd [fF] 3 3 3 3 
Cgd [fF/mm] 93 80 74 79 
Cgs [fF/mm] 1100 1075 1029 1020 
Ri [Ω·mm] 0.40 0.50 0.76 1.0 
gmi [mS/mm] 2043 2083 2114 2140 
Rds [Ω·mm] 7.65 6.84 6.09 6.10 
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CHAPTER 6 
 
 
Vertical Optimization 
 
When Lg is reduced, the HEMT vertical structure must to be scaled. A rule-of-
thumb is that the Lg over gate-to-channel distance aspect ratio should be larger 
than five to avoid short-channel effects (SCE) [87]. However, trade-offs 
between the vertical and lateral parameters in relation the DC, RF and noise 
performance of the HEMT makes the scaling complex. In this chapter, it is 
experimentally shown how the epitaxial structure is optimized for 130 nm 
gate-length InGaAs/InAlAs HEMTs, for either high frequency (Paper A) or 
low NF operation (Paper B).  
 
6.1 Structure Definition 
 
Three essential epitaxial parameters have been experimentally investigated: the 
In content in the channel ([In]: 53, 70 and 80%), the δ-doping concentration (δ: 
3, 5 and 7×1012 cm-2) and the Schottky layer thickness (dSL: 9, 11 and 13 nm). 
The product of µe and ns is known to increase with [In], which is highly 
desirable for RF performance. δ is a parameter that largely controls ns and 
therefore IDS and gm. Variation of dSL corresponds to altering the Lg over gate-
to-channel distance aspect ratio. This will affect the charge control 
(modulation efficiency) which is closely connected to gm. dSL will also affect 
IDS through surface charge effects, as well as IG due to the change in gate-to-
channel distance. The different investigated structures are summarized in 
Table 6.1. For this optimization, the in-house 130 nm gate-length 
InGaAs/InAlAs HEMT fabrication process with LSD = 1.0 µm was used. 
 The reports on epitaxial optimization in the open literature are few and 
scattered, in particular with respect to noise performance. Nguyen et al. [83] 
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Table 6.1 Investigated InGaAs/InAlAs HEMT epitaxial structures 
Series δ [1012 cm-2] dSL [nm] [In] [%] 
53 
70 [In] 6.3 12 
80 
3.0 
5.0 δ 
7.0 
12 80 
9 
11 dSL 6.1 
13 
80 
 
compared [In] = 53% with [In] = 80% for an Lg of 50 nm with respect to RF 
performance. Kim et al. [88] studied the effect of different Lg on different gate-
to-channel distances and found different optimal gate-to-channel distances for 
different Lg with respect to fT. For a longer Lg, a larger gate-to-channel distance 
was preferable. Takahashi et al. [89] recently reported on epitaxial 
optimization with respect to gate-to-channel distance. They suggested that it 
should be more important to improve gm than reduce Rs to reduce NF. Through 
Monte Carlo simulations, Mateos et al. [90] suggested that lowest NF is 
achieved for lowest possible δ while maintaining sufficiently high IDS. 
Generally, it is problematic to compare fT, fmax and NFmin results in the 
literature due to different extrapolation techniques and reports both on intrinsic 
and extrinsic values. In the study reported in this thesis, important variables 
such as Lg, fabrication process, extraction and measuring methods have been 
kept constant. This provides an overall picture of the epitaxial scaling of  
130 nm gate-length InGaAs/InAlAs HEMTs. 
 Different trade-offs exist when optimizing [In], δ and dSL. Even though the 
transport properties should improve with [In] in an InGaAs material, it does 
not guarantee an improvement when incorporated in a HEMT structure. As [In] 
is increased, the compressive strain in the channel will increase due to the 
larger lattice constant compared to the surrounding materials lattice-matched to 
InP. Unless the channel thickness is less than the critical thickness, this will 
eventually result in material relaxation, strongly degrading the device 
performance. On the opposite, a too thin channel (<50-100 Å [91]) will 
decrease ΔEc due to energy quantization. This will reduce the modulation 
efficiency through a reduced 2DEG density [15]. A composite channel 
(described in Chapter 3) is therefore used to obtain high [In]. 
 With an increased δ-doping, larger IDS and gm are expected due to increased 
2DEG density. To have a first indication of the influence from extreme δ, the 
energy-band diagram was studied for an InGaAs/InAlAs HEMT at thermal 
equilibrium by TCAD simulations. In Figure 6.1, simulated energy-  
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Figure 6.1 TCAD simulated energy-band diagram with different δ-doping 
concentrations for an InGaAs/InAlAs HEMT at thermal equilibrium (for 
epitaxial layer details see Figure 3.1(a)). 
 
band diagrams with different δ-doping concentration are shown. It is observed 
that when δ was increased, the conduction band edge at the δ-doping plane 
approached the Fermi level. At a certain δ, the conduction band edge was even 
below the Fermi level. This indicated the presence of a parasitic channel at the 
δ-doping plane when δ exceeds a critical value. The absolute level where this 
phenomenon occurs needs to be validated through experimental data. 
 By reducing the gate-to-channel distance, the modulation efficiency and 
thereby gm should increase. This can be done by reducing the Schottky layer 
thickness dSL. However, the modulation efficiency is also closely connected to 
ns [15]. For a thin dSL, ns will decrease due to an increased transfer of electrons 
to the cap layer. Furthermore, a HEMT with a too thin dSL will suffer from an 
elevated IG. 
 
6.2 DC Optimization 
 
In Figure 6.2, measured extrinsic gm(VGS) and IDS(VGS) are compared for [In], δ 
and dSL at VDS = 1.0 V. The dSL parameter in this study was approximately 
equal to the gate-to-channel distance. AFM measurements revealed a total 
recess depth of approximately 13 nm. With a cap layer of 10 nm and a spacer 
thickness of 3 nm, the gate-to-channel distance equals dSL. In Figure 6.2(a), an 
increased gm and IDS as a function of [In] is observed. This is mainly related to 
the increased conduction band offset leading to improved electron confinement. 
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 In Figure 6.2(b), an increased gm and IDS versus δ is noticed. With a higher δ, 
more carriers will transfer into the channel. The higher 2DEG density resulted 
in an increased IDS and gm. At the same time, a more negative VGS was required 
to pinch-off the devices, manifested as an increased VTH as a function of δ. The 
observed trend in IDS(VGS) for different δ are in agreement with the results 
reported in [85, 92]. 
 In Figure 6.2(c), it is observed that the shape and the position of the gm-
curves are directly dependent on the selection of dSL. A maximum gm was 
detected for the InGaAs/InAlAs HEMT with a dSL = 11 nm. Using a small 
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Figure 6.2 Measured gm(VGS), IDS(VGS) versus (a) [In], (b) δ and (c) dSL for  
130 nm gate-length InGaAs/InAlAs HEMTs biased at VDS = 1.0 V. 
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gate-to-channel distance, an improvement in the modulation of the channel 
current is expected. However, when dSL was reduced to 9 nm, the carriers in 
the channel become too few and gm was strongly degraded. This was both due 
to a reduced 2DEG density as well as an increased Rs and Rd. Similar behavior 
has been observed in [88]. Since the dSL parameter affects the amount of 
carriers in the channel, VTH was changed in the same manner as for δ. 
 From this DC optimization, it appears that a trade-off does exist for the 
choice of dSL but not for [In] and δ. Both [In] and δ should be maximized to 
achieve highest gm. 
 
6.3 RF and Noise Optimization 
 
In Figure 6.3, fT, fmax and NFmin are depicted for the different [In], δ and dSL. fT 
and fmax are presented for HEMTs biased both for minimum noise (VDS =  
0.6-0.7 V) and maximum RF performance (VDS = 0.9-1.0 V). An interesting 
observation in Figure 6.3(a) is that the expected RF improvement with 
increasing [In] occurs mainly when the HEMT was biased for maximum RF 
performance, whereas only a minor improvement is observed when the HEMT 
was biased for minimum noise. The absence of improvement may appear 
anomalous. One explanation is that the composite channel approaches pinch-
off, and it may therefore not be possible to take advantage of the high [In] 
superlattice. Instead, the electrons are mainly located in the lower part of the 
channel where [In] = 53%. A trade-off could be to utilize a homogenous 
pseudomorphic channel when designing the epitaxial structure for low-noise 
applications, for instance [In] = 65%. 
 In Figure 6.3(b), a large reduction in fmax is observed for δ = 7×1012 cm-2. As 
suggested by the TCAD simulations, this was most likely ascribed to a 
parasitic channel at the δ-doping plane. To avoid this phenomenon, it was 
estimated to use a δ below 6.3×1012 cm-2 (see Paper A). The HEMT with 
lowest δ suffered from a relatively poor RF performance, attributed to the low 
gm, high Rs and high Rd. The best RF performance for the δ-series was 
therefore obtained at an optimum (δ = 5×1012 cm-2). For the dSL parameter, an 
optimum at dSL = 11 nm was achieved with respect to fT and fmax, both when 
biased at minimum noise and at maximum RF performance, see Figure 6.3(c). 
This corresponds well with the observed DC performance. 
 NFmin was extracted through NF50Ω measurements, as described in Chapter 4. 
A slight decrease in NFmin was observed with increasing [In], see Figure 6.3(d). 
This should mainly be ascribed to a reduced Rs and Rd. The parasitic channel 
present for δ = 7×1012 cm-2 made it difficult to extract a trustworthy SSM and 
NFmin was therefore not possible to extract. However, the measured NF50Ω 
indicated an NFmin significantly higher than for all the other investigated 
HEMTs. The lowest NFmin was obtained for δ = 5×1012 cm-2, see Figure 6.3(e). 
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With a δ equal to 3×1012 cm-2, too few carriers appear in the channel to provide 
low resistance and high gm, essential for low-noise HEMTs. In Figure 6.3(f), 
the influence of dSL on noise performance is shown. For the thinnest dSL =  
9 nm, gm was relatively low and IG, Rs and Rd were all high. This resulted in a 
significant increase in NFmin compared to dSL = 11 nm and 13 nm. An 
increased NF50Ω as dSL was reduced below a certain limit has previously been 
observed [93]. An optimal dSL of 11 nm was observed in this study which is 
consistent with the observed maximum in gm, fT, and fmax. 
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Figure 6.3 Extrinsic fT, fmax for maximum RF and lowest noise bias, and NFmin 
(@ 26 GHz) versus [In], δ and dSL, for 130 nm gate-length InGaAs/InAlAs 
HEMTs. 
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CHAPTER 7 
 
 
Gate-Recess Technology 
 
The impact of the gate-recess technology on the electrical properties for 
InAs/AlSb HEMTs and InGaAs/InAlAs HEMTs is described. The gate-recess 
fabrication step is crucial since it determines essential device parameters such 
as gm, gds, VTH and IG. In other words, the gate recess is decisive for the RF and 
noise performance. In this chapter, significant differences will be shown in the 
electrical characteristics of the InAs/AlSb HEMT when employing different 
recess depths (Paper D and Paper E). 
 
7.1 Recess Etch 
 
For the InAs/AlSb HEMTs and InGaAs/InAlAs HEMTs in this work, a citric-
acid based solution was used for the gate-recess etch. The recess depth and 
width were monitored by atomic force microscopy (AFM).  
 The citric-acid based solution etches InGaAs and should be selective to 
InAlAs [94]. In Figure 7.1, an AFM image of the gate recess of an 
InGaAs/InAlAs HEMT is shown after 30 s etching time. A recess depth of  
13 nm was measured, suggesting that the InAlAs layer was etched 
approximately 3 nm (for details of the epitaxial structures see Chapter 3). This 
revealed a non-perfect InGaAs/InAlAs selectivity. For the InAs/AlSb HEMT, 
the recess-etch solution was selective to AlSb. However, since the AlSb 
Schottky layer can easily oxidize, control of the recess depth is especially 
crucial for this technology. Therefore, to reduce the etch rate, the gate-recess 
etch of the InAs/AlSb HEMTs was formed using a pH-adjusted solution (citric 
acid:NH4OH:H2O2). By using a 20 s etching time and solutions with different 
pH values, different recess depths were obtained. This enabled to stop the 
recess etch in either the InAlAs protection layer or on the AlSb Schottky layer. 
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Figure 7.1 AFM image of an InGaAs/InAlAs HEMT (before gate deposition) 
with a 2.3 µm source drain distance, including the mesa edge, the gate recess 
and part of the ohmic contacts. 
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Figure 7.2 1 µm × 1 µm AFM images of the gate recess evolution of InAs/AlSb 
HEMTs, two days (left column) and two weeks (right column) after the recess 
etch as a function of recess depth. Recess down to (a) 3D grown InAlAs, (b) 
2D grown InAlAs and (c) AlSb Schottky layer. 
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 In Figure 7.2, AFM images of the gate recess of InAs/AlSb HEMTs are 
presented for three different recess depths. The images in the right and left 
column correspond to a recess depth measured two days and two weeks after 
the recess etch, respectively. The etchant with highest pH value is shown in 
Figure 7.2(a) and the lowest is shown in Figure 7.2(c). The AFM analysis 
revealed two characteristics for the gate recess of the InAs/AlSb HEMT. 
Depending on the recess depth, the gate recess evolved as a function of time, 
and a variation of the surface quality was observed. These behaviors were not 
present for the InGaAs/InAlAs HEMTs. 
 From Figure 7.2(a), it is clear that the gate recess did not evolve in time at a 
recess depth of 6.8 nm. The depth and the roughness suggested that the gate-
recess etch was stopped in the three-dimensional (3D) grown upper part of the 
In0.5Al0.5As protection layer (see Paper E for details). The gate recess was also 
stable in time at a recess depth of 7.8 nm, see Figure 7.2(b). Considering the 
stability and the depth of the recess, and its smoothness, it was concluded that 
this corresponded to the lower part of the In0.5Al0.5As protection layer, where 
the In0.5Al0.5As growth was still two-dimensional (2D). In Figure 7.2(c), it is 
observed that the gate-recess depth and roughness evolved with time. This 
evolution was due to the formation of an AlSb native oxide on the AlSb 
Schottky layer. Such fast formation of a native oxide on AlSb has been 
reported in detail by Shibata et al. [48]. For all the InAs/AlSb HEMTs, the 
gate-recess depth remained constant between two weeks and three months. It 
should be noted that the recess depth after two weeks, observed in Figure 
7.2(c), was equal to the thickness of the InAs cap layer. A native oxide formed 
on the AlSb Schottky layer could therefore be incorrectly interpreted as a 
selective recess etch between InAs and InAlAs. 
 In the literature, the influence of the gate recess on HEMT performance has 
mainly been studied for InGaAs/InAlAs HEMTs [80, 81, 90, 95, 96]. For the 
InAs/AlSb HEMT, a selective citric acid-based etch between InAs and InAlAs 
has been mentioned, however with problems of InAlAs oxidation [9]. AFM 
images of the InAs/AlSb HEMT gate recess have previously only been shown 
by Boos et al. [53], but without any timing details. The results from the recess-
etch study presented here show the importance of AFM measurements as a 
function of time for InAs/AlSb HEMTs. 
 
7.2 Insulated-Gate versus Schottky-Gate HEMT 
 
The InAs/AlSb HEMTs suffers from an elevated IG. One common method to 
reduce IG in InAs/AlSb HEMTs is to use an InAlAs protection layer, see 
Figure 3.1(b). However, this protection layer is not always sufficient (Paper E). 
An alternative idea to reduce IG is to use the native oxide formed on the AlSb 
Schottky layer, as observed in Figure 7.2(c). 
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 By fabricating two InAs/AlSb HEMTs with a slightly different recess-etch 
procedure, completely different device characteristic was achieved. For both 
HEMTs, the recess-etch depth was exactly as for the HEMT shown in Figure 
7.2(c), i.e. the AlSb Schottky layer was reached. Before gate metal deposition 
an oxide removal step was performed on one HEMT, and omitted for the other 
HEMT. As a thin oxide forms relatively quickly on AlSb [48], the HEMT with 
the oxide removal step omitted prior to gate deposition should contain a native 
AlSb oxide between the gate contact and the Schottky layer.  
 In Figure 7.3, the DC characteristics of the two HEMTs are compared. The 
HEMT without an oxide was named Schottky-gate HEMT and the HEMT with 
an oxide between the gate contact and the Schottky layer was named insulated-
gate HEMT. In Figure 7.3(a), it is observed that the insulated-gate HEMT 
exhibited slightly higher IDS and higher GDS compared to the Schottky-gate 
HEMT. In Figure 7.3(b), a very low IG is observed for the insulated-gate 
HEMT under strong forward bias. This verifies the presence of an oxide under 
the gate. However, for the Schottky-gate HEMT, an IG of almost two orders of 
magnitude higher is observed when forward biased at VGS = 0.8 V. The higher 
GDS of the insulated-gate HEMT observed in Figure 7.3(a), should be 
attributed to the oxide. The oxide will act as a blocking layer both for holes 
and electrons. Without the insulating layer, hole accumulation will be 
eliminated through a direct leakage to the gate due to the type-II energy band 
alignment. Elimination of hole accumulation has proven to suppress GDS [57, 
97]. Therefore, reduction of the hole accumulation can explain the lower GDS 
for the Schottky-gate HEMT compared to the insulated-gate HEMT. 
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Figure 7.3 DC performance of Schottky-gate InAs/AlSb HEMT versus 
insulated-gate InAs/AlSb HEMT. (a) I-V output characteristics at VGS: -1.2 V 
to -0.2 V in steps of 0.1 V and (b) diode characteristics at VDS = 0 V. 
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Figure 7.4 RF performance of Schottky-gate InAs/AlSb HEMT versus 
insulated-gate InAs/AlSb HEMT. 
 
 In Figure 7.4, the RF figures-of-merit of the Schottky-gate HEMT and the 
insulated-gate HEMT are compared. The Schottky-gate InAs/AlSb HEMT 
exhibited extrinsic fT and fmax of 100 GHz and 80 GHz, respectively. For the 
insulated-gate InAs/AlSb HEMT, the extrinsic fT and fmax increased to  
160 GHz and 120 GHz, respectively. This is an improvement by 60% in fT and 
50% in fmax. This shows the possibility to reduce IG in InAs/AlSb HEMTs by 
taking advantage of the native oxidation of the AlSb Schottky layer. A more 
conventional method to reduce IG is to deposit a dielectric between the gate 
and the semiconductor. This method has been used to reduce IG in InSb/InAlSb 
HEMTs [98] and InGaAs/InAlAs HEMTs [99] by employing a high-k 
dielectric deposited by atomic layer deposition (ALD) or MBE. This approach 
has so far not been considered for InAs/AlSb HEMTs. 
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CHAPTER 8 
 
 
MMIC Technology 
 
MMIC technology makes it possible to manufacture compact analog circuits 
operating in the microwave, mm-wave and even sub-mm-wave regions [41, 
100, 101]. Recent results on MMICs based on the InGaAs/InAlAs HEMT 
technology have shown +300 GHz MMICs. Parasitics associated with bond 
wires connected to the active component become severe at these frequencies, 
and hybrid microwave integrated circuits are therefore normally avoided. At 
mm/sub-mm-wave frequencies, wafer thinning and via-hole etching are 
required for both microstrip and coplanar waveguide (CPW) technology in 
MMIC design [102, 103]. It is therefore not obvious which technology to 
choose when designing MMICs. In this thesis microstrip transmission lines 
have been selected. 
 In this chapter, the integration of 50 nm and 70 nm InGaAs/InAlAs HEMTs 
into MMICs is presented. To demonstrate the integration of active and passive 
components, two different MMICs have been designed and fabricated using 
InGaAs/InAlAs HEMTs with [In] = 65%.  
 
8.1 Broadband Feedback Amplifier 
 
A broadband feedback amplifier was designed to demonstrate the integration 
of metal-insulator-metal (MIM) capacitors and thin film resistors (TFRs) with 
a 50 nm gate-length InGaAs/InAlAs HEMT in a microstrip-based MMIC 
technology (Paper G).  
 The feedback approach provides a flat gain response through an improved 
control in the variation of the S-parameters. However, the feedback topology 
will also introduce higher NF and lower gain [104].  
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Figure 8.1 A 0-42 GHz broadband MMIC amplifier based on a 50 nm gate-
length InGaAs/InAlAs HEMT technology. (a) photograph of the amplifier with 
a chip size of 0.9 mm × 0.6 mm and (b) measured (solid) and modeled (dashed) 
gain, and measured noise figure (solid) for the amplifier at VDS =  
1.0 V and VGS = -0.2 V. 
 
 The single-stage amplifier in this study was designed using a 2×50 µm gate 
width HEMT loaded with a 10 Ω TFR at the output for stability reasons. In the 
feedback loop, a 1.2 pF MIM capacitor and a 250 Ω TFR and a 10 µm thin 
inductive line were utilized. The 50 nm gate-length InGaAs/InAlAs HEMT-
based MMIC was fabricated using the in-house MMIC fabrication process 
using an LSD = 2 µm. The 50 nm Lg was only verified by SEM at the edge of 
the gate. This introduces an increased error in the actual physical Lg, in 
comparison to an Lg measured by FIB-SEM. 
 In Figure 8.1(a), a photograph of the fabricated MMIC is shown 
highlighting the individual active and passive components. As TFR material, 
reactively sputtered TaN was used [51]. The resulting sheet resistance was  
80-85 Ω/sq. TaN was selected since it is relatively chemically stable, and easy 
to fabricate with high reproducibility [105, 106]. Reactively sputtered Si3N4 
with a nominal thickness of 2000 Å was used as dielectric for the MIM 
capacitors. Typically, the capacitors exhibited a capacitance of 300 pF/mm2 
and a breakdown voltage above 100 V. Such breakdown voltage compares 
well with Si3N4 capacitors fabricated using plasma enhanced chemical vapor 
deposition (PECVD) [107]. 
 The S-parameters of the amplifier were measured on-wafer using coplanar 
probes with a HP8510C vector network analyzer. The NF of the amplifier was 
measured using an Agilent N8975A noise figure analyzer. As shown in Figure 
8.1(b), the MMIC exhibited more than 8 dB gain and an average NF less than 
3 dB over 0-42 GHz. The DC power consumption of the amplifier was 19 mW. 
A discrepancy is observed between measured and modeled gain, especially for 
the higher frequencies. Nonetheless, the results demonstrate the feasibility for 
MMIC integration for active and passive components in the in-house 50 nm 
InGaAs/InAlAs HEMT technology. 
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8.2 W-Band Amplifier 
 
One interesting operating frequency for InGaAs/InAlAs HEMT MMICs is  
94 GHz. At this frequency the atmospheric attenuation exhibits a minimum. 
This facilitates mm-wave applications such as long range sensing and imaging 
systems. 
 A single-stage amplifier based on a 70 nm gate-length InGaAs/InAlAs 
HEMT technology was designed and fabricated (Paper H). The design was 
based on a SSM extracted from S-parameter measurements up to 50 GHz. The 
SSM was extrapolated up to 110 GHz. The amplifier was measured using an 
HP8510C vector network analyzer with a W-band (75-110 GHz) test set. The 
setup was calibrated using an on-wafer transmission-reflection-line (TRL) 
structure.  
 A photograph of the fabricated W-band amplifier is depicted in Figure 
8.2(a). The final chip area was 1.7 mm × 0.5 mm. The amplifier exhibited 
more than 8 dB gain between 75 GHz and 94 GHz, see Figure 8.2(b). This 
amplifier demonstrated the feasibility of a via-hole based process at W-band. 
Several design and fabrication parameters can be optimized to further improve 
the amplifier performance. This means to reduce the device access resistances, 
optimize the gate recess and improve the via-hole process. 
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Figure 8.2 (a) A photograph and (b) measured gain of a 94 GHz amplifier 
based on a 70 nm gate-length InGaAs/InAlAs HEMT technology. Chip size  
1.7 mm × 0.5 mm. 
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CHAPTER 9 
 
 
Conclusions and Future Directions 
 
This thesis has presented new results for narrow bandgap HEMTs targeting 
low-noise and low DC power applications. Device fabrication, modeling and 
optimization of two different narrow bandgap HEMT technologies have been 
conducted: the relatively established InGaAs/InAlAs HEMT, and the more 
immature InAs/AlSb HEMT technology. The significance of both lateral and 
vertical optimization, coupled to electrical device characterization has been 
discussed. Methods to solve the fabrication and modeling when dealing with 
the InAs/AlSb HEMT technology have been shown. Finally, the feasibility of 
integrating active and passive components into a microstrip InGaAs/InAlAs 
HEMT MMIC process was demonstrated. 
 A comprehensive experimental study on the optimization of the epitaxial 
structure of 130 nm gate-length InGaAs/InAlAs HEMTs has been performed, 
both with respect to fT and fmax, as well as for NFmin. Three crucial parameters 
for the HEMT performance were optimized: the In content in the channel [In] 
ranging from 53% up to 80%, the δ-doping concentration in the range  
3-7×1012 cm-2, and the gate-to-channel distance through the Schottky layer 
thickness with values between 9 nm and 13 nm. It was verified that increasing 
[In] provides improved RF performance. When increasing In from 53% to 
80%, fT and fmax improved 14% and 21%, respectively. The δ-doping had a 
significant effect on DC and RF performance but in different ways. Both IDS 
and gm increased with δ, whereas fmax was strongly degraded at a δ =  
7×1012 cm-2. It was also shown that the gate-to-channel distance is a most 
sensitive parameter to DC, RF and noise device characteristics. A too short 
distance resulted in increased IG and reduced RF performance. The best RF 
performance was found for an optimum structure with [In] of 80%, δ-doping 
concentration of 5-6×1012 cm-2 and Schottky layer thickness of 11 nm resulting 
in extrinsic fT and fmax of 250 GHz and 300 GHz, respectively. Increasing [In] 
only provided a slight improvement in NFmin. In contrast, the RF performance 
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was much more improved with increased [In] (HEMT biased for high gain). It 
was also concluded that a δ-doping in the lower range of 5×1012 cm-2 was 
beneficial with respect to noise, with an NFmin of less than 1 dB at 26 GHz. 
 The DC and RF performance dependence on Lg of InAs/AlSb HEMTs were 
investigated in the range 225-335 nm, showing an fT improvement with a 1/Lg 
dependence. Small-signal and noise modeling as well as characterization of 
InAs/AlSb HEMTs for ultra-low DC power consumption have been conducted. 
The conventional SSM had to be extended to model the elevated IG. At a low 
VDS of 0.2 V and a corresponding DC power consumption of 10 mW/mm, an 
NFmin less than 1 dB between 1-18 GHz was achieved. This demonstrates the 
potential of the InAs/AlSb HEMT technology for ultra-low DC power 
consumption in low-noise applications. 
 The gate-recess technology of InAs/AlSb HEMTs has been investigated by 
combining electrical measurements with AFM analysis. This showed the 
importance of measuring the recess depth as a function of time related to the 
rapid oxidation of AlSb. Depending on recess depth, completely different 
electrical characteristics were obtained for the InAs/AlSb HEMT. In particular, 
by etching down to the AlSb Schottky layer, formation of a native oxide in the 
gate recess had the effect that IG was reduced by two orders of magnitude and 
the RF performance was considerably improved. 
 Two different single-stage MMIC amplifiers have been demonstrated based 
on 50 nm and 70 nm gate-length pseudomorphic InGaAs/InAlAs HEMTs, 
Si3Ni4 MIM-capacitors and TaN TFRs. A broadband feedback amplifier 
operating at 0-42 GHz with an average NF of 3 dB and a W-band amplifier 
with a gain above 8 dB at 75-94 GHz were modeled and fabricated. 
 Only a few years ago, a prediction of amplifiers at 1 THz was very distant. 
However, the recent breakthrough in state-of-the-art device RF performance, 
with an fmax above 1 THz, using 35 nm gate-length InGaAs/InAlAs HEMTs [2], 
points to MMIC amplifiers at 600-700 GHz employing that technology. One 
intriguing vision, through further device improvement, is MMIC amplifiers at 
1 THz. This will introduce new challenges regarding fabrication, 
measurements and modeling. 
 InGaAs/InAlAs HEMT is an exclusive technology with niche applications 
requiring extremely low-noise receivers with high gain. The most well-known 
civil application is cryogenically cooled amplifiers in radio astronomy. 
Designing a HEMT for low noise at room temperature does not imply that a 
similar design will provide lowest noise at cryogenic temperatures. It would 
therefore be interesting to compare a HEMT optimized for NFmin at cryogenic 
temperature and with a HEMT optimization for room temperature operation. In 
particular, the origin and impact of the kink-effect, mainly observed at 
cryogenic temperatures, should attain more consideration. 
 The Sb-based HEMTs are particularly interesting due to the superior peak 
velocities at low DC power consumption. Interesting heterostructure 
combinations are InAs/AlSb, InSb/InAlSb and InGaSb/InAlSb. However, 
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HEMTs based on these materials have not been able to reach the RF and noise 
performance of InGaAs/InAlAs HEMTs, even though an intrinsic fT above  
300 GHz has been reported [98, 108] with an Lg of 85 nm. The main reason is 
the relatively high IG and gds present in the Sb-based HEMTs. These issues 
have to be solved without compromising the RF performance. Another 
interesting research area is Sb-based HEMTs operating at cryogenic 
temperatures, where IG can be kept sufficiently low without an insulated gate. 
This would potentially provide both lower noise and lower DC power 
consumption in cryogenic low-noise amplifiers. 
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